top of page
WookJin (Jake) Choi
​
Georgia Institute of Technology - BSEE (Senior)
Teaching Assistant (Analog Circuit Design Lab)
IEEE ECE Tutor (Circuit Analysis)
Passed FE Examination (Georgia Board)
​
Prev. Blimp Team Member (Georgia Tech)
Prev. Sergeant Signaler (Marine Corps)
​
LATEST PROJECT
32-Bit Fast Adder Design
​
- Transistor Level Layout Design (Cadence Virtuoso)
- Floor Planning, Delay Minimization (VLSI Design)
- Area VS Speed (Taxonomy)
IC Fabrication
​
- CMOS IC Fabrication Process
- CAD simulation (Supreme)
- Validation Test (Characterization)
​
Wireless Power Transmission
​
- Inductive Coupling
- Oscillator Design
- Transmitter/Receiver Design
​
bottom of page